Over the past few years, the air cooling technology improvements present diminishing returns for microprocessors cooling applications. Presently most of the proposed future cooling technologies (i.e. pumped liquid cooling or vapor compressor refrigeration) may need some fluid moving device and a large remote heat exchanger which requires additional volume. Due to the complexity, reliability issues and space requirements it is preferred to extend the air cooling within the current form factors and using passive devices. This paper will show that optimized thermoelectric modules combined with two-phase (liquid/vapor) passive devices can further improve the cooling capability compared to conventional air cooling technologies at reasonable thermoelectric cooler (TEC) power consumption. Current computational fluid dynamics programs are not yet well equipped to find out the most optimized TEC geometry (for a given COP and given thermal requirements) in a reasonable amount of computation time. Therefore, two modeling steps are proposed: find out the preliminary TEC geometry using an 1D analytical program (based on uniform heat flux and a given COP) and use it as an input to CFD programs (i.e. Icepak®) for detailed predictions. Using this model, we confirmed that the conventional TEC technology must use some spreading device to dissipate the CPU heat to the TEC cold side. Different spreading devices are considered: solid metal, heat pipe, vapor chambers and single/two phase pumped cooling. Their individual performance integrated with TEC will be presented. In addition, we propose that the TEC performance to be controlled as a function of instantaneous CPU power consumption, ambient temperature and other parameters. This controller offers extra flexibility which can be used for either noise reduction or TEC power reduction. However, such power cycling of the TEC may affect the TEC reliability. Power cycling accelerated test data (>500,000 accelerated cycles) have been performed together with the life predictions will be presented in the paper. 
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Introduction
The current air cooling technology improvements present diminishing returns for microprocessors cooling applications. It is well known that thermoelectric devices can provide some temperature drop equivalent to a refrigeration effect. Compared to pumped liquid cooling or vapor compression refrigeration the TEC have the advantage of having no moving parts and that occupies low volume. Due to complexity, reliability issues and space requirements it is preferred to extend the air cooling within the current form factors by using TEC devices. The thermoelectric technology ( Fig. 1 ] is based on the well known Peltier effect. Peltier had shown that when an electrical current passes through the junction of two different types of conductors it results in a temperature change. As this effect can be used for refrigeration, TECs are also referred as solid state refrigeration devices. The TEC have already been proven in the telecommunications industry and several previous attempts [1] [2] to propose TEC for microprocessor cooling have shown that for some boundary conditions they are not effective mainly due to high heat flux densities at the cold side or a high hot side thermal resistance. Previous applications created the industry misperception that TECs have always very low coefficient of performances (COP<1) could have been one major obstacle for past TEC implementation. Although true depending on the configuration and if vapor compression refrigeration performance is desired, COP greater than 3 is possible when applied with optimized configurations and specific boundary conditions. It can be guessed that the possible operation below ambient can generate some condensate in high humidity air, however an active feedback controller may prevent condensation and in the same time ensure the microprocessor cooling performance. Due to some expected CPU power cycling, TEC reliability may be of some concern. However this paper proposes to use TECs for only 30-40% improvements over air cooling within same form factor. In this case, the maximum ∆T(T hot -T cold ) across TEC may be lower than 15 ºC in the worst case which is much lower than the maximum allowable temperature difference for the TEC. Figure 2 shows the proposed configuration for a TEC based device to be used in electronics cooling. The proposed cooling systems is an apparatus which includes a spreading device (copper block, vapor chamber, heat pipe, thermosiphon, or cold plate) used for uniform heat spreading to the cold side of the TEC. One or several TEC modules are used to introduce a negative resistance into the integration chain, thus decreasing the operating temperature of the spreading device. A heat sink/remote heat exchanger/cold plate is attached to the hot side of the TEC to dissipate the CPU heat and the TEC heat to the ambient air. It can be seen that the TEC introduces a negative temperature drop into the chain. However the penalty is that more heat is introduced into the system due to the TEC power consumption. The heat flow is from the CPU to the ambient air (bottom to top in Fig. 3 ). However, across the TEC, the heat flow is from the low temperature side (T cold ) to the higher temperature side (T hot ). From a thermal resistance network point of view, the heat flow against the temperature gradient can be considered to be effectively a negative thermal resistance. Of course, this is not free as it requires some power input into TEC. It can be seen the effect of a negative temperature gradient across the components may ultimately reduce the CPU case temperature. The designer needs to mainly answer to what will be the power consumption of the TEC and what kind of heat sink should be used to achieve the specifications. There is a need to determine the feasibility of these concepts especially if the use of TECs can further extend air cooling and what are the trade offs to be made for the implementation of these concepts. This paper presents the key concepts regarding a TEC based solution addressing the capability, TEC power requirements for typical operating conditions, possible acoustic advantages associated with it and some limited reliability data. Reasonable constraints encountered in microprocessor cooling are taken into consideration. Figure 4 shows the CPU with lidded package and a TEC based heat sink to be used for cooling of such package. The data presented in this paper is using this test vehicle to measure the performance of the TEC based cooling devices.
Metrics and Definitions
The most common metric used to compare the thermal performance of heat sinks is the sink to ambient thermal resistance defined as: The thermal resistance of the spreader, whether it is a solid metal spreader, a vapor chamber, or a heat pipe, can be expressed as :
where T cond,av is the average temperature over the top side of the spreader (thermosyphon/ vapor chamber/ heat pipe spreader/ copper plate).
The heat transfer coefficient is given by equation (3):
One measure of performance of a TEC is the COP (coefficient of performance). It is the ratio of two heat flow terms as give by equation (4):
In other words, the COP is simply the amount of energy pumped for each Watt of power input to the TEC and its definition is identical to the definition of COP of a refrigeration system. Higher values of the COP means that less input power is required to move a given heat flow across the unfavorable temperature gradient. For example, a COP of 3 means that the electrical input power to the TEC is just 1/3 W for each 1.0 W moved from the cold side to the hot side.
TEC Building Block
Heat Pipe integrated with the TEC Figure 5 shows a heat pipe based TEC concept proposed for cooling lower form factors where a larger remote heat sink can be accommodated. Here the spreading device is using a combination of 5 -6 mm round grooved heat pipes embedded into some copper blocks. TECs are inserted between the heat sink (80 mm x 120 mm x 40 mm in size) and the heat pipes. This design can fit , for example, in some particular 1U server. Fig. 9 , it can be seen that the improvement are significant at lower powers but below COP of 3 it is not reasonable to cool more that 108 W. The key message is that there is a threshold where solid metal TEC is efficient for lower TDPs but is insufficient for larger powers. Due to this fact we recommend using the TEC and solid metal for larger form factors and heat pipe remote based TECs for all form factors.
A 3d model using the commercial software ICEPAK® has been performed. Figure 10 (a) and 10(b) shows the cold side and respectively hot side TECs temperature profiles, in case when a thermosiphon is used as a spreading device. It can be seen that the non-uniformity is in excess of 8 ºC for both cold and hot side and that the profile at the cold side is much different compared to the hot side. This is mainly due to non-uniform air temperature across the fins and the non uniform spreading through the spreading devices. The key message from this figure is that this non-uniformity is significant and should be taken into account when a detailed design is done. Figure 11 shows the performance for TEC based devices. It can be seen that the effective heat transfer coefficient (h area ) on the top surface of the base of the heat sink plays a significant role in the performance improvements due to TEC. For low effective heat transfer coefficients the TEC is not so effective, while at higher values the performance can significantly improve compared to traditional non-TEC air cooling. The performance of the TEC is also dependent on the thermal resistance of both TIM A and TIM B materials, although the TIM on the hot side plays a larger role (heat flow through TIM B is larger than the heat flow through TIM A). Figure 12 shows the solution domain optimization for a TEC geometry. The graph shows that for the same thermal performance (Ψ sa =0.15 ºC/W ; TDP=120 W and COP=3) one can find a infinite number of TEC geometries & voltage combinations. It is up to the TEC manufacturer to choose the most cost effective TEC from this wide geometry options, but it is preferred that the voltage to be below 12 V so the existing power supplies can be used. Figure 13 shows the TEC power consumption as a function of the CPU power dissipation. In this particular example, the case to ambient resistance is kept constant, which potentially may improve the CPU reliability. It can be seen that the TEC power consumption decreases significantly at lower CPU power levels. In other words, the TEC solution can be designed for the worst conditions but a majority of the users (let's say users who use only 80% of TDP) will require to use much lower TEC powers when compared with the users who are operating at the worst conditions. Figure 14 shows the possibility of having significant noise reduction by using the TEC based devices for some specific boundary conditions. For this study, the noise level of a Delta 60 x 60 mm fan was measured to be 0.8 BA lower when running at 8 V than when running at 12 V. However, this graph shows that the designer can keep same thermal performance at both fan voltage levels (fan speed). The penalty to be paid is an increase in TEC power consumption. Consider the 12 V case first. At a COP of 4, the resulting thermal resistance is 0.13 o C/W. There is also a solution for the 8 V case for which the thermal resistance is the same. As the graph shows, moving horizontally to the left from the 12 V thermal resistance curve to the 8 V thermal resistance curve, preserve the thermal resistance, but decreases the COP (reduced from 4 to 3). This is a unique feature among the cooling technologies. For both situations presented in Figures 13 and 14 an active feedback controller is planned to be used. In addition, these figures show that the designer has multiple choices in developing the algorithm for the TEC controller. As a basic recommendation the controller should address the thermal performance, noise reduction, TEC power consumption and preventing condensation.
TEC Reliability Data
It is well know that the Tec reliability is mainly influenced by the power cycling and temperature drop across the hot side and cold side. Thermal fatigue resulting from temperature gradients across the TEC was identified as the primary failure mechanism. Power cycling at elevated temperature gradients (∆T) was performed to accelerate this failure mechanism to predict reliability performance over time in the field. Most of the processor companies validates enabling component to a 7 year lifetime. A knowledge based approach was taken in assessing the reliability of commercially available ceramic based TECs. Power cycle was performed at two ∆T's, 15ºC and 30ºC, in order to derive a reliability model for thermal fatigue. Test data and the linear model fit [ Figure 15 ] for electrical resistance (R) as a function of time was chosen to model the reliability of the TEC components:
where α is the electrical resistance at time 0 in Ω, N is the power law coefficient , t is the time (# of cycles), β is a constant coefficient, ∆T is the temperature difference across TEC in ºC. Linear regression was performed on the empirical data for resistance vs. time to extract the model parameters. The resulting Defining the failure as a 10% increase in resistance, per TEC industry best known method, the TEC failure is predicted (using equation 5) to occur after 11 million cycles at a conservative 15C assumption for ∆T use (operating temperature gradient). . For ∆T use of 12C, failure is predicted after 67 million cycles, and for ∆T use of 10C, failure is predicted after 295 million cycles. The overall reliability assessment via power cycling of these commercially available TEC components suggests that thermal fatigue is a highly accelerated failure mechanism and poses a low risk for early failures in the field. 
Conclusions
This paper presents the thermal and reliability capability of TEC based cooling devices with application to Architecture II type CPU. By using different spreading devices substantial performance can be obtained compared to conventional air cooling. For example, for particular sets of reasonable boundary conditions, about 40% reduction in sink to ambient resistance may be obtained. In the majority of cases, it was found out that the TEC is exposed to non-uniform heat flux/temperature boundary conditions on both the cold side and hot side. Data from 20 samples shows that this model has good prediction accuracy (less than 10% error). Design of Experiments (DOEs) shows that the sink to ambient thermal resistance can be improved by more than 40%-60% if TECs are optimized over a range of reasonable boundary conditions (the target Coefficient of Performance (COP) was chosen to be COP=3 for most of the cases). Test data from 20 samples have shown a sink to ambient thermal resistance of 0.11 °C/W for a CPU power of 120 W. This cooling performance is comparable with refrigeration type performance. A knowledge based approach was taken in assessing the reliability of commercially available ceramic based TECs with the prediction of more than 11 million cycles at a conservative 15C assumption for ∆Tuse (operating temperature gradient) and for ∆Tuse of 12C, failure is predicted after 67 million cycles,
